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lnphi breaks speed barrier with 80 Gbps InP 
Demonstrating the fastest 
demultiplexer speeds published 
to date Inphi Corp., (Westlake 
Village, CA, USA) demonstrated 
demultiplexers running at a 
data rate of greater than 80 
Gbps.These ICs convert a sin- 
gle high-speed serial data 
stream into four differential 
outputs within telecom 
transceivers. 
Inphi claims that its 80 Gbps 
achievement in InP exceeds 
recently published results in 
SiGe, which reached half-rate 
speeds of only 56 Gbps. 
Moreover, although Inphi’s half- 
rate demultiplexer operates at a 
much higher speed than the 
SiGe circuits, it dissipates the 
same amount of power. At a 
reduced data rate of 40 Gbps, 
for example, Inphi’s half-rate Raghavan, co-founder and CT0 
demultiplexer dissipates only of Inpbi Corp. “We have now 
400 mW of power, which is demonstrated the fastest half- 
approximately one third the rate and full-rate indium phos 
power as SiGe half-rate circuits phide parts for applications at 
operating at the same speed. speeds of 40G and higher.” 
The Inphi 80 Gbps circuits are 
based on a half-rate architec- 
ture, which is equivalent in 
terms of clock rate to a full-rate 
circuit running at 40 Gbps. 
These half-rate circuits dissipate 
1.3 W of power at 80 Gbps 
operation and 400 mW of 
power at 40 Gbps operation - 
levels comparable to existing 
OC-192 components. 
“This latest achievement clearly 
solidifies Inphi’s position as a 
technology leader in the optical 
components space,” said Gopal 
In a half-rate design, the clock 
driver samples the incoming 
signal on both the rising edge 
and the falling edge of the 
clock. By contrast, in a full-rate 
design, the signal is sampled on 
only one clock edge, either ris- 
ing or falling but not both. Most 
commercial ICs are based on 
full-rate architectures; half-rate 
architectures are more sensitive 
to actual transport system varia- 
tions such as duty cycle distor- 
tion and thus are generally used 
only in short-reach and lower- 
performance systems. 
In October, Inphi announced 
full-rate packaged multi- 
plexer and demultiplexer 
prototypes at speeds greater 
than 50 Gbps with a power 
consumption of less than 
900 mW.These products are 
currently sampling to cus- 
tomers.They are based on 
Inphi’s InP/CMOS chipset 
architecture, which combines 
the speed and low power of 
InP components with highly 
integrated, cost-competitive 
standards compliant CMOS 
components.Whether at a 
half-rate or full-rate clock, the 
Inphi architecture to date has 
yielded superior results in 
terms of both speed and 
power dissipation compared 
with SiGe technology. 
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